1. 1. D. A. Patterson and J. L. Hennessy, Computer Organization and Design: The Hardware/Software Interface, 3rd ed., Morgan Kaufmann, 2005.
   2. D. R. Gonzales, “Micro-RISC architecture for the wireless market,” IEEE Micro, pp. 30-37, July/August 1999.
   3. A. Kalambur and M. J. Irwin, “An extended addressing mode for low power,” In Proc. of the IEEE Symposium on Low Power Electronics,pp. 208-213, August 1997.
   4. S. Jourdan, R. Ronen, M. Bekerman, B. Shomar, and A.Yoaz, “A Novel Renaming Scheme to Exploit Value Temporal Locality through Physical Register Reuse and Unification,” In Proc. of the 31st MICRO, pp. 216- 225, 1998.
   5. S. Balakrishnan and G.S. Sohi, “Exploiting Value Locality in Physical Register Files,” In Proc. of 36th MICRO, pp. 265-276, Dec 2003.
   6. J.-L. Cruz, A. Gonzalez,M. Valero, N.P. Tophanm, “Multiple-Banked Register File Architectures,” In Proc. of 27th ISCA, pp. 316-325, June 2000
   7. R. Balasubramonian, S. Dwarkadas, and D.H. Albonesi, “Reducing the Complexity of the Register File in Dynamic Superscalar Processors,” In Proc. of 34th MICRO, pp. 237-248, Dec.2001.
   8. The SPARC Architecture Manual Version 8, SPARC International, Pren- tice Hall, 1992.
   9. I. Hashmi, H.M.H Babu, “An Efficient Design of a Reversible Barrel Shifter,” International Conference on VLSI design, pp. 93-98, jan. 2010. [10] Paul Gigliotti, “Implementing Barrel Shifters Using Multipliers,” Xilinx Corp. , August 17, 2004.
   10. K. Nakano, Y. Ito, “Processor, Assembler, and Compiler Design Edu- cation Using an FPGA,” IEEE International Conference on Parallel and Distributed Systems, pp. 723-728, Dec. 2008.
   11. M. Morris Mano, Computer System Architecture, Prentice-Hall, 1993.