1. 1. T. Mudge, ―Power: A first-class architectural design constraint,‖ Computer, vol. 34, no. 4, pp. 52–58, Apr. 2001. [2] N. S. Kim et al., ―Leakage current: Moore’s law meets static power,‖ Computer, vol. 36, no. 12, pp. 68–75, Dec. 2003.
   2.  G. Venkatesh et al., ―Conservation cores: Reducing the energy of mature computations,‖ ACM SIGARCH Comput. Archit. News, vol. 38, no. 1, p. 205, 2010.
   3.  N. Goulding-Hotta et al., ―The GreenDroid mobile application processor: An architecture for silicon’s dark future,‖ IEEE Micro, vol. 31, no. 2, pp. 86–95, Mar./Apr. 2011.
   4. A. Pavlov and M. Sachdev, CMOS SRAM Circuit Design and Parametric Test in NANO-Scaled Technologies: Process-Aware SRAM Design and Test, vol. 40. The Netherlands: Springer, 2008.
   5.  J. Singh, S. P. Mohanty, and D. Pradhan, Robust SRAM Designs and Analysis. New York, NY, USA: Springer-Verlag, 2012.
   6. M. A. Rahma and M. Anis, Nanometer VariationTolerant SRAM: Circuits and Statistical Design for Yield. New York, NY, USA: Springer-Verlag, 2012.
   7. L. Chang et al., ―Stable SRAM cell design for the 32 nm node and beyond,‖ in Symp. VLSI Technol. Dig. Tech. Papers., Jun. 2005, pp. 128–129.
   8. M.-H. Tu et al., ―A single-ended disturb-free 9T subthreshold SRAM with cross-point data-aware write