Date of Publication :20th December 2017
Abstract: The network processor is an Application Specific Instruction Set Processor for networking application. In this paper, we present the hardware implementation of Aho-Corasick algorithm for a network processor. Aho-Corasick algorithm is a pattern searching algorithm. This algorithm can be used to perform IP-lookup, an intrusion detection system etc. Much work has been done in this area, yet there is still a significant space for improvement in efficiency, flexibility, and throughput. In this paper, we present the profiling data of software implementation of Aho-Corasick algorithm. After this, we present the hardware implementation of the algorithm. In this paper, we represent the complete source code. We implement the code using hardware description language like Verilog in Xilinx ISE. Total memory usage of this synthesis is 289108 kilobytes. Total power supply for this synthesis is only 274.02 mW. Only 86 Slice Flip Flops out of 55296 and 257 4 input LUTs out of 55296 are used in the synthesis of Aho-Corasick algorithm. Only 1% Slice Flip Flops and LUTs are used in this synthesis. Thus the device utilization of this implementation is also excellent
Reference :
-
- S.M. Vidanagamachchi, S.D. Dewasurendra, R.G. Ragel,” Hardware software co-design of the AhoCorasick algorithm: Scalable for protein identification 2013 IEEE 8th International Conference on Industrial and Information Systems, ICIIS 2013, pp.321-325, December 2013.
- N. I. Rafla, I. Gauba, "A Reconfigurable Pattern Matching Hardware Implement using On-Chip RAMBased FSM," 53rd IEEE International Midwest Symposium on Circuits and Systems, August 2010.
- V. Dimopoulos, J. Papaefstathiou, D. Pnevmatikatost ,” A Memory-Efficient Reconfigurable Aho-Corasick FSM Implementation for Intrusion
- E. Fernandez, W. Najjar, S. Lonardi, “String Matching in Hardware using the FM – Index” , IEEE International Symposium on Field - Programmable Custom Computing Machines , 2011.
- A. Kind, R. Pletka, M. Waldvogel “The Role of Network Processors in Active Networks, IFIP International Working Conference on Active Networks, pp. 20-31, 2003.