1. 1. Jagadguru Swami Sri Bharati Krisna Tirthaji Maharaja, “Vedic Mathematics: Sixteen Simple Mathematical Formulae from the Veda,” Motilal Banarasidas Publishers, pp. 5-45, Delhi, 2009
   2. Paras Gulati, Harsh Yadav and Manoj Kumar Taleja,” Implementation of an Efficient Multiplier Using the Vedic Multiplication Algorithm” International Conference on Computing, Communication and Automation (ICCCA), 2016
   3. B. Ramkumar and Harish M Kittur,” Low-Power and Area-Efficient Carry Select Adder” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 20, No. 2, February 2012
   4. Keshab k. Parhi, “VLSI Digital Signal Processing Systems- Design and Implementation,” Wiley India Edition, 2010.
   5. Josmin Thomas, R.Pushpangadan, Jinesh,”Comparative Study of Performance Vedic Multiplier on The Basis of Adders Used”, IEEE International WIE Conference on Electrical and Computer Engineering, 2015
   6. Jasbir kaur, Lalit Sood”, Comparison between Various Types of Adder Topologies”, International Journal of Computer Science and Technology, IJCST Vol. 6, Issue 1, Jan - March 2015
   7. R. Uma, V. Vijayan, M. Mohanapriya, and S. Paul, “Area, delay and power comparison of adder topologies”, International Journal of VLSI design & Communication Systems (VLSICS) Vol. 3, No. 1, 2012.
   8. Purushottam, D. Chidgupkar and Mangesh T. Karad, “The Implementation of Vedic Algorithms in Digital Signal Processing”, UICEE, Global J. of Engg. Education, Vol.8, No.2, pp. 153-158, 2004.
   9. R.Sridevi, Anirudh Palakurthi, Akhila Sadhula, Hafsa Mahreen,”Design of High Speed Multiplier (Ancient Vedic Mathematics Approach”, International Journal of Engineering Research, Volume No.2, pp: 183-186, July 2013.
   10. Athira.T.S., Divya.R, Karthik.M, Manikandan. A,” Design of Kogge-Stone for Fast Addition”, International Journal of Industrial Electronics and Electrical Engineering, Volume-5, Issue-4, April-2017