Author : Neha Jain 1
Date of Publication :27th January 2018
Abstract: Leaky Bucket algorithm is used in packet-switched networks for traffic shaping of data transmissions. In this paper, we gather the profiling data of software implementation of the algorithm. Memory consumption of software algorithm is very high. Also, the software implementation is not optimized. To implement the code we use hardware description language like VHDL. Hardware implementation of the algorithm is taking only 197520 kilobytes of memory. Only 2138 Slice registers are used out of 12490. Only 4129 Slice LUTs are used out of 12490. Only 25 bonded IOBs are used out of 172. Thus the devise utilization is 17%, 33%, 14% respectively.
Reference :
-
- J. Zhigang, L. Lemin, “Analysis of the leaky bucket algorithm for priority services,” Journal of Electronics China, vol. 13, pp. 333-338, October 1996.
- N.Yin, M. Hluchyj, “Analysis of the Leaky Bucket Algorithm for ON-OFF Data Sources,” Journal of High Speed Networks, vol. 2, pp. 81-98, January 1931.
- C. Chang, Z. Eul, L. Lin “Intelligent leaky bucket algorithms for sustainable-cell-rate usage parameter control in ATM networks,” Information Networking, 2001. Proceedings. 15th International Conference on, August 2002.
- P. Indumathi, S. Shanmugavel, HC. Mahesh, “Buffered Leaky Bucket Algorithm for Congestion Control in ATM Networks,” IETE Journal of Research, vol. 48, pp. 59-67, March 2015.
- M. Ahmadi, S. Wong,” Network Processors: Challenges and Trends,” In Proceedings of the 17th Annual Workshop on Circuits, Systems and Signal Processing, ProRisc, pp. 265-269, 2006
- A. Kind, R. Pletka, M. Waldvogel “The Role of Network Processors in Active Networks, IFIP International Working Conference on Active Networks, pp. 20-31, 2003.
- S.Govind, R.Govindarajan, J. Kuri,”Packet Reordering in Network Processors,” Parallel and Distributed Processing Symposium, 2007. IPDPS 2007. IEEE International, June 2007.
- S. Ata., M. Murata, H. Miyahara, “Analysis of network traffic and its application to design of high-speed routers”, IEICE Transactions on Information and systems, pp. 988-995, 2000.
- M. Abdelall, A. F. Shalash, H. M. Hassan, M. Hassan, O.A. Nasr, “Design and implementation of application-specific instruction-set processor design for high-throughput multi-standard wireless orthogonal frequency division multiplexing baseband processor”, IET Circuits, Devices & Systems, pp.191-203, 2015.
- M. Ahmadi, S. Wong, ”Network Processors: Challenges and Trends”, In Proceedings of the 17th Annual Workshop on Circuits, Systems and Signal Processing, ProRisc, pp. 265-269, 2006.
- S. Bhagwani, “Comparative Study of Various Network Processors Processing Elements Topologies”, Int. Journal of Engineering Science and Innovative Technology (IJESIT), pp. 157-16, 2013
- P. Cascón, J. Ortega, Y. Luo, E. Murray, A. Díaz, I. Rojas,” Improving IPS by network processors”, The Journal of Supercomputing, pp.99-108, 2011.
- D. Chaurasiya, P. Singh, A. Joshi, S. K. Pandey, “Analysis of Network Processor Processing Elements Topologies”, Int. Journal of Advanced Research in Computer Science and Software Engineering (IJARCSSE), pp.66-70, 2012.
- J. Fu, O. Hagsand,”Designing and Evaluating Network Processor Applications", In Proc. of 2005 IEEE Workshop on High Performance Switching and Routing (HPSR) Hong Kong, pp. 142-146, 2005.
- J. Fu, O. Hagsand O, G. Karlsson, “Queuing Behavior and Packet Delays in Network Processor Systems”, In Modeling, Analysis, and Simulation of Computer and Telecommunication Systems, 2007. MASCOTS '07. 15th International Symposium on, pp.217-224, 2007.
- J. Guo, J. Yao, L. Bhuyan, “An Efficient Packet Scheduling Algorithm in Network Processors”, IEEE Infocom, pp.807-818, 2005.
- Y. Kanada,” High-Level Portable Programming Language for Optimized Memory Use of Network Processors”, Communications and Network, pp.55-69, 2015.
- A. Kind, R. Pletka, W. Marcel,” The Role of Network Processors in Active Networks”, International Federation for Information Processing, pp. 20–31, 2004.