Author : Chaitanya CVS 1
Date of Publication :18th April 2018
Abstract: High speed and efficient multipliers are essential components in today’s computational circuits like digital signal processing, algorithms for cryptography and high performance processors. Invariably, almost all processing units will contain hardware multipliers based on some algorithm that fits the application requirement. Tremendous advances in VLSI technology over the past several years resulted in an increased need for high speed multipliers and compelled the designers to go for trade-offs among speed, power consumption and area. Amongst various methods of multiplication, Vedic multipliers are gaining ground due to their expected improvement in performance. A novel multiplier design for high speed VLSI applications using Urdhva-Tiryagbhyamsutra of Vedic Multiplication has been presented in this paper. The multiplier architecture is implemented using Verilog coding and synthesise during Cadence RTL Compiler. Physical design is implemented using Cadence Encounter RTL-to-GDSII System using standard 180nm technology. The proposed multiplier architecture is compared with the conventional multiplier and the results show significant improvement in speed and power dissipation
Reference :
-
- Subhendu Kumar, Abhijit Ashati, Rasmita Sahoo and Chandra Shekhar, “A High-Speed Radix-64 Parallel Multiplier using A Novel Hardware Implementation Approach for Partial Product Generation based on Redundant Binary Arithmetic”, First International Conference on Emerging Trends in Engineering and Technology, Proceedings published by IEEE Computer Society, 2008.
- S.Karthik and Priyanka Udayabhanu, “FPGA Implementation of High Speed Vedic Multipliers”, International Journal of Engineering Research & Technology, Volume I, Issue-10, December 2012.
- IsraekKoren, “Computer Arithmetic Algorithms”, 2nd ed., Universities Press, 2003.
- Mohamed Raffiquzzaman, Chandra Rajan, “Modern Computer Architecture”, 1st ed., Galgotia Publication pvt.Ltd., 2008.
- U.G. Nawathe, M. Hassan, K.C. Yen, and A. Kumar, “Implementation of an 8-Core, 64-Thread, PowerEfficient SPARC Server on a Chip”, IEEE Journal of SolidState Circuits, vol. 43, no. 1, pp. 6-20, January, 2008.
- Varsharani V H, Prabha S K, B.P. Patil, “Performance Evaluation of Proposed Vedic Multiplier inMicrowind”, International Journal of Communication Engineering Applications, Vol. 3, Issue. 3, pp. 498-502, July 2012.
- R. K. Bathija, R. S. Meena, S. Sarkar, Rajesh Sahu, “Low Power High Speed 16x16 Multiplier Using Vedic Mathematics”, International Journal of Computer Applications, Vol. 59, No. 6, pp. 41-44, December, 2012.
- Premananda B. S, Samarth S. Pai, Shashank B, Shashank S. Bhat, “Design and Implementation of 8-bit Vedic Multiplier”, International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering, Vol. 2, Issue 12, pp. 5877-5882, December, 2013.
- Sowmiya M, Nirmal Kumar R, S Valamathy, Karthick, “Design of Efficient Vedic Multiplier By The Analysis Of Adders”, International Journal of Emerging Technology and Advanced Engineering, Vol. 3, Issue 1, pp. 396-403, January, 2013.
- Ramesh Pushpangadan, VineethSukumaran, Rino Innocent, Dinesh Sasikumar, VaisakSundar, “High Speed Vedic Multiplier for Digital Signal Processors”, IETE Journal of Research, Vol. 55, Issue 6, pp. 282-286, November-December, 2009.
- P. Mehta, D. Gawali, Conventional versus Vedic mathematical method for hardware implementation of a multiplier, in: Proceedings of the IEEE International Conference on Advances in Computing, Control, and Telecommunication, Trivandrum, Kerala, December 2009, pp. 640–642
- SreeehariVeeramachaneni M.B. Srinivas, “Novel High-Speed Architechture for 32-Bit Binary Coded Decimal (BCD) Multiplier”, International Symposium on Communication and Information Technologies (ISCIT), 21 - 23 October, 2008.
- J. Rabaey, A. Chandrakasan, and B. Nikolic, “Digital Integrated Circuits”, 2nd ed., Prentice Hall Pears.