Open Access Journal

ISSN : 2394-2320 (Online)

International Journal of Engineering Research in Computer Science and Engineering (IJERCSE)

Monthly Journal for Computer Science and Engineering

Open Access Journal

International Journal of Engineering Research in Computer Science and Engineering (IJERCSE)

Monthly Journal for Computer Science and Engineering

ISSN : 2394-2320 (Online)

Tele-Command System Using SOS

Author : Usha Chauhan, 1

Date of Publication :25th February 2017

Abstract: The rising improvements in semiconductor innovation have made conceivable to structure whole system onto a single chip, generally known as System-On-Chip (SoC). The increase in Space System's capacities encouraged by the On-board information preparing abilities can be overwhelmed by upgrading the SoCs to give financially savvy, superior, and solid information. This is accomplished by implanting pre-structured capacities into a single SoC, which uses particular reusable center (IP centres) engineering into complex chip. This paper is focused on the plan of telecommand system for move of signs from ground station to space station by the coordination of SRAM “(Static Random Access Memory)”, ARM “(Advanced RISC Machine)” Processor, EDAC unit “(Error Discovery and Correction)” and CCSDS “(Consultative Committee for Space Data System)” decoder system. In this paper the Tele-command SoC was structured by utilizing VHDL code. The usage have been finished utilizing XILINX FPGA stage and the usefulness of the system is checked utilizing Modalism reproduction. The showcased SoC configuration works the recurrence of 143.74 MHz and it devours 2056 mw power.

Reference :

    1. P. Neužil, C. D. M. Campos, C. C. Wong, J. B. W. Soon, J. Reboud, and A. Manz, “From chip-in-a-lab to lab-on-a-chip: Towards a single handheld electronic system for multiple application-specific lab-on-a-chip (ASLOC),” Lab Chip, 2014, doi: 10.1039/c4lc00310a
    2. M. Baker, “Tissue models: A living system on a chip,” Nature, 2011, doi: 10.1038/471661a.
    3. H. Javaid and S. Parameswaran, Pipelined multiprocessor system-on-chip for multimedia, vol. 9783319011134. 2013.
    4. S. Prasad, Y. Yadav, V. Kunduru, M. Bothara, and S. Muthukumar, “Lab-on-achip,” in Handbook of Physics in Medicine and Biology, 2010.
    5. G. Chen, D. Sylvester, D. Blaauw, and T. Mudge, “Yield-driven near-threshold SRAM design,” IEEE Trans. Very Large Scale Integr. Syst., 2010, doi: 10.1109/TVLSI.2009.2025766.
    6. R. W. Hamming, “Error detecting and error correcting codes,” in Computer Arithmetic: Volume II, 2015.
    7. D. Kythe and P. Kythe, “Hamming Codes,” in Algebraic and Stochastic Coding Theory, 2017.
    8. X. Wei et al., “Development of a radiationhardened SRAM with EDAC algorithm for fast readout CMOS pixel sensors for charged particle tracking,” J. Instrum., 2014, doi: 10.1088/1748- 0221/9/08/P08001.
    9. ARM Limited, “ARM Processor Architecture,” ARM Archit. Digit. World, 2013.
    10. P. Acheson, C. Dagli, and N. Kilicay Ergin, “Model based systems engineering for system of systems using agent-based modeling,” 2013, doi: 10.1016/j.procs.2013.01.002.

Recent Article