Date of Publication :21st August 2017
Abstract: Later Technological advances in Wireless Communication has demonstrated the union of terminals and, arranges that help interactive media for continuous applications. This clearly puts a massive weight on battery of any cell phone. The CMOS has been the main innovation in this age of portable correspondence because of its low force utilization. Decrease of leakage power in CMOS has been the examination enthusiasm for the most recent few years. In CMOS coordinated circuit structure there is a significant exchange off between innovation scaling and static force utilization. In the present CMOS innovation the leakage power utilization assumes a noteworthy work. While getting closer to Nano-scale plan the complete chip power utilization becomes reliant on leakage power. Expanding the battery life in versatile remote correspondence and portable registering also, comparable different applications is the subject of research now-a day’s... Further, since the leakage of battery exists even at the point when gadgets are out of gear state makes leakage power misfortune generally basic in CMOS VLSI circuits. Numerous systems have been advanced to handle the issue which is still in progress. This paper centres on the audit of different works done in this field till the present date.
Reference :
-
- M. V. P. Done, U. Panwar, and K. Khare, ‘An algorithmic approach for leakage current reduction in deep sub-micron CMOS circuits’, in 2014 International Conference on Advances in Electronics, Computers and Communications, ICAECC 2014, 2015.
- K. J. Kuhn et al., ‘The ultimate CMOS device and beyond’, in Technical Digest - International Electron Devices Meeting, IEDM, 2012.
- R. Rastogi and S. Pandey, ‘Leakage power reduction in MTCMOS based high speed adders’, in IEEE International Conference on Computer Communication and Control, IC4 2015, 2016.'
- H. Jiao and V. Kursun, ‘Ground-bouncingnoise-aware combinational MTCMOS circuits’, IEEE Trans. Circuits Syst. I Regul. Pap., vol. 57, no. 8, pp. 2053–2065, 2010.
- E. N. Shauly, ‘CMOS leakage and power reduction in transistors and circuits: Process and layout considerations’, Journal of Low Power Electronics and Applications. 2012.
- Y. H. Chen et al., ‘A 16nm 128Mb SRAM in high-? metal-gate FinFET technology with write-assist circuitry for low-VMIN applications’, in Digest of Technical Papers - IEEE International Solid-State Circuits Conference, 2014
- B. Hopf, ‘Choosing an Appropriate Pull-up / Pull-down Resistor for Open Drain Outputs’, Texas Instruments Appl. Rep., 2011
- T. K. Gupta and K. Khare, ‘Lector with footed-diode inverter: A technique for leakage reduction in domino circuits’, Circuits, Syst. Signal Process., 2013.
- K. Parat and C. Dennison, ‘A floating gate based 3D NAND technology with CMOS under array’, in Technical Digest - International Electron Devices Meeting, IEDM, 2015.
- K. Kumari, A. Agarwal, J. Jayvrat, and K. Agarwal, ‘Review of Leakage Power Reduction in CMOS Circuits’, Am. J. Electr. Electron. Eng., 2014.
- K Deepika, N Naveen Prasad, S Balamurugan, S Charanyaa, “Evolution of Cloud Computing: A State-of-the-Art Survey”, International Journal of Innovative Research in Computer and Communication Engineering, Vol. 3, Issue 1, January 2015
- R. S. Venkatesh, P. K. Reejeesh, S. Balamurugan and S. Charanyaa, "Future Trends of Cloud Computing Security: An Extensive Investigation", International journal of Innovative Research in Computer and Communication Engineering, vol. 3, no. 1, 2015.